News

Seminar topics: 10.00-12.00 AM: Even Better than the Perfect 8051 - Introducing the 16-bit 80251 Architecture Speaker: Maciej Pyka, Microcontrollers Product Line Manager at Evatronix Our main 8051 ...
The R80251XC Tops the Evatronix 8051 IP Core Product Line with the All New 32-bit CPU Performance Bielsko-Biala/Poland, May 24th, 2010 - The silicon intellectual property (IP) provider, Evatronix SA, ...
Atmel's single cycle core architecture executes each byte fetch in a single clock cycle resulting in 70% of all instructions being executed in a single clock cycle.
"The typical microcontroller programmer uses slow serial methods to program and verify these devices, causing a bottleneck in production," said Kelly Hirsch, Chief Technologist at Data I/O.